Right Here. Wright State. This Spring.

COVID-19 information and resources. Visit our Coronavirus website.


VLSI Design Synthesis and Optimization Laboratory

Course Type: 
CEG
Code: 
7030L
Level: 
Graduate
Credit Hours: 
1
Schedule Type: 
Lab
Corequisites: 

CEG7030