Very Large Scale Integrated Circuit Design Laboratory

Course Type: 
CEG
Code: 
6322L
Level: 
Graduate
Credit Hours: 
1
Schedule Type: 
Lab
Description: 

Work station based experience designing asic devices for evaluation and testing.

Corequisites: 

CEG6322

Restrictions: 
Must be enrolled in one of the following Levels: Graduate, Medical, Professional.